Find link

language:

Find link is a tool written by Edward Betts.

Longer titles found: Device control register (view), Interrupt control register (view)

searching for Control register 69 found (100 total)

WDC 65C265 (251 words) [view diff] exact match in snippet view article find links to article

encoded interrupts, a time-of-day clock, two sound generators, a bus control register (BCR) for external memory bus control, interface circuitry for peripheral

WDC 65C134 (371 words) [view diff] case mismatch in snippet view article find links to article

interrupts, two crystal inputs (slow 32.768KHz and fast up to 8-MHz), Bus Control Register (BCR) for external memory bus control, interface circuitry for peripheral

Q Sharp (1,957 words) [view diff] exact match in snippet view article find links to article

outputs the unitary /// operation $V_j$. /// /// ## index /// $n$-qubit control register that encodes number states $\ket{j}$ in /// little-endian format. ///

MOS Technology 8568 (808 words) [view diff] exact match in snippet view article find links to article

bit in the 8568's status register changed from 0 to 1. Reading the control register would automatically deassert /INTR. Due to differences in pin assignments

SSE3 (678 words) [view diff] exact match in snippet view article find links to article

instead. Allows omission of the expensive loading and re-loading of the control register in languages such as C where float-to-int conversion requires truncate

Direct digital synthesis (872 words) [view diff] case mismatch in snippet view article find links to article

period is controlled by the digital word contained in the Frequency Control Register. The sampled, digital waveform is converted to an analog waveform by

Television Interface Adaptor (2,558 words) [view diff] exact match in snippet view article find links to article

frequency divider and a 4-bit audio control register which manipulates the waveform. There is also a 4-bit volume control register per channel. Frequencies are

DEC Alpha (6,361 words) [view diff] exact match in snippet view article find links to article

addition to a program counter, two lock registers and a floating-point control register (FPCR). It also defines registers that were optional, implemented only

Killer poke (1,217 words) [view diff] exact match in snippet view article find links to article

values, via, for example, BASIC's POKE command, into a memory-mapped control register. The term is typically used to describe a family of fairly well known

Intel 8255 (2,601 words) [view diff] exact match in snippet view article find links to article

available (with an 8-bit data buffer) to read/write data into the ports or control register under the status of the ¬ {\displaystyle {\neg }} RD (pin 5) and ¬

Media-independent interface (2,865 words) [view diff] exact match in snippet view article find links to article

MASTER-SLAVE Control Register (#9) MASTER-SLAVE Status Register (#10) PSE Control register (#11) PSE Status register (#12) MMD Access Control Register (#13)

Program status word (668 words) [view diff] exact match in snippet view article find links to article

S/360 Extended PSW format only applies to the 360/67 with bit 8 of control register 6 set. The nomenclature varies among architectures. However, a 360/67

Corporate Affairs Commission (238 words) [view diff] case mismatch in snippet view article find links to article

Register of Beneficial Ownership (known as the Persons with Significant Control Register) in line with its commitment at the Anti-Corruption Summit held in

Hazard (computer architecture) (1,237 words) [view diff] no match in snippet view article

improve the performance of the pipelined data path. Feed forward (control) Register renaming Data dependency Control dependency Hazard (logic) Hazard

Motorola 68881 (666 words) [view diff] exact match in snippet view article find links to article

31 ... 23 ... 15 ... 07 ... 00 (bit position) Control register 0 0 Exception Enable Mode Control FPCR Status register Condition Quotient Exception

Ntoskrnl.exe (1,414 words) [view diff] exact match in snippet view article find links to article

and the physical page number of the top-level table is stored in control register 3 (CR3). Microsoft Windows divides virtual address space into two regions

Ingenic Semiconductor (850 words) [view diff] exact match in snippet view article find links to article

registers. It consists of sixteen 32-bit data registers and a 32-bit control register. CPUs which support MXU are used in MIPS Creator single-board computers

BASIC 8 (914 words) [view diff] exact match in snippet view article find links to article

programmed by writing commands to and reading status messages from a single control register and transferring data between system RAM and the chip's dedicated video

Code page 437 (3,161 words) [view diff] case mismatch in snippet view article find links to article

ISBN 1-55615-103-9. Joshua D. Neal, Attribute Controller Registers: Attribute Mode Control Register, Hardware Level VGA and SVGA Video Programming Information Page: bit

IBM System/370 (7,314 words) [view diff] case mismatch in snippet view article find links to article

facility to System/370. This allows a program to have two address spaces; Control Register 1 contains the segment table origin (STO) for the primary address space

Companies House (4,170 words) [view diff] case mismatch in snippet view article find links to article

records include: Register of members Register of people with significant control Register of directors Register of directors' usual residential addresses Register

Cromemco Dazzler (1,736 words) [view diff] exact match in snippet view article find links to article

base of the frame buffer in main memory, while 0F was a bit-mapped control register with various setup information. The Dazzler supported four graphics

Second generation of video game consoles (6,943 words) [view diff] exact match in snippet view article find links to article

channel sound 5-bit frequency divider and 4-bit audio control register 4-bit volume control register per channel Mono audio with: 3 voices noise/vibrato

MOS Technology 8563 (1,450 words) [view diff] exact match in snippet view article find links to article

register read: ldx #regnum ;VDC register to access stx $d600 ;write to control register loop bit $d600 ;check bit 7 of status register bpl loop ;VDC not ready

UNIVAC 1100/2200 series (5,596 words) [view diff] case mismatch in snippet view article find links to article

was, with the exception of the 128-word (200 octal) ICR (Integrated Control Register) stack, entirely implemented via discrete component logic cards, each

ARM architecture family (13,723 words) [view diff] case mismatch in snippet view article find links to article

(MSP) or Process Stack Pointer (PSP) is used can also be specified in CONTROL register with privileged access. This mode is designed for user tasks in RTOS

Intel MCS-51 (6,418 words) [view diff] exact match in snippet view article find links to article

the serial I/O control SCON (98) and buffer SBUF (99); the CPU/power control register PCON (87); and the registers for timers 0 and 1 control (TCON at 88)

Kreuzspiel (1,392 words) [view diff] exact match in snippet view article find links to article

(e.g. Howel) It also uses a permutational seven-element system to control register. The composition consists of three linked movements, or "stages". In

Write-only memory (engineering) (1,424 words) [view diff] exact match in snippet view article

the 8250 UART's eight configuration registers, the write-only "FIFO control register" was assigned the same port address as the read-only "interrupt identification

Atari 8-bit computers (8,448 words) [view diff] exact match in snippet view article find links to article

frequency, noise and volume control. Each 8-bit channel has its own audio control register which select the noise content and volume. For higher sound frequency

Zilog Z180 (412 words) [view diff] case mismatch in snippet view article find links to article

Webserver" (PDF). Retrieved 2023-08-22. "Www.Alldatasheet.Com" (PDF). "CPU Control Register". Z80182/Z8L182 Zilog Intelligent Peripheral Controller Product Specification

Alpha 21264 (2,660 words) [view diff] exact match in snippet view article find links to article

address space respectively), selectable under IPR control (using VA_CTL control register). Alpha 21264 supports a 44-bit physical address (up to 16 TiB of physical

Jazelle (1,678 words) [view diff] case mismatch in snippet view article find links to article

register CP14:C0(C0) is read-only accessible in all modes. The Jazelle OS Control Register at CP14:c0(c1) is only accessible in kernel mode and will cause an

Commodore PET (6,028 words) [view diff] exact match in snippet view article find links to article

2001/3000s/early 4000s) that eliminated the snow problem, but also placed a CRT control register in place of where the VBLANK flag had been on the 2001/3000. BASIC

JTAG (7,041 words) [view diff] case mismatch in snippet view article find links to article

Register, 40 bits of read-only identification data 1 - Debug Status and Control Register (DSCR), 32 bits used to operate the debug facilities 4 - Instruction

Texas Instruments SN76489 (1,099 words) [view diff] exact match in snippet view article find links to article

factors: The speed of the external clock A 10-bit value provided in a control register for that channel (called N) Each channel's frequency is arrived at

Acorn MOS (3,899 words) [view diff] exact match in snippet view article find links to article

could access the ROM on a Master by setting a test bit of an access control register, then using a machine-code program to copy the ROM directly to text-mode

Z80182 (239 words) [view diff] case mismatch in snippet view article find links to article

20 MHz using the internal oscillator for 3.3 volt operation. "CPU Control Register". Z80182/Z8L182 Zilog Intelligent Peripheral Controller Product Specification

WDC 65C21 (395 words) [view diff] case mismatch in snippet view article find links to article

referred to as the A Side and the B Side. Each section consists of Control Register (CRA, CRB), Data Direction Register (DDRA, DDRB), Output Register (ORA

Color Graphics Adapter (5,516 words) [view diff] exact match in snippet view article find links to article

on in 640 × 200 mode, and the user must write directly to the mode control register to enable it. A number of official and unofficial features exist that

Hercules Graphics Card (2,122 words) [view diff] case mismatch in snippet view article find links to article

page can be selected for display by setting a single bit in the Mode Control Register. Another bit, in a configuration register exclusive to the HGC, determines

Intel 8253 (2,645 words) [view diff] exact match in snippet view article find links to article

processor. Bits 5 through 0 are the same as the last bits written to the control register. The D3, D2, and D1 bits of the control word set the operating mode

Subnormal number (1,897 words) [view diff] exact match in snippet view article find links to article

flush-to-zero behavior is optional and controlled by the FZ bit of the control register – FPSCR in Arm32 and FPCR in AArch64. One way to do this can be: #if

MOS Technology VIC-II (4,552 words) [view diff] exact match in snippet view article find links to article

M1X8 M0X8 MSBs of X coordinates 17 D011 RST8 ECM BMM DEN RSEL YSCROLL Control register 1 18 D012 RST Raster counter 19 D013 LPX Light Pen X 20 D014 LPY Light

TRS-80 Color Computer (6,496 words) [view diff] exact match in snippet view article find links to article

voltages used by the 4116. 64K models use standard 4164 chips and have a control register at $FFDE/$FFDF to switch between the second 32K of RAM and the OS ROMs

WDC 65C51 (368 words) [view diff] exact match in snippet view article find links to article

line, receiver interrupt control and the state of the DTR line. The control register controls the number of stop bits, the word length, receiver clock source

PIC microcontrollers (8,354 words) [view diff] exact match in snippet view article find links to article

PCL, the PC high preload register PCLATH, and the master interrupt control register INTCON.) The PCLATH register supplies high-order instruction address

Atlas (computer) (3,075 words) [view diff] no match in snippet view article

(interrupt) control, 126 was extracode control, and 127 was user control. Register 0 always held value 0. Capability for the addition of (for the time)

Intel 8279 (729 words) [view diff] exact match in snippet view article find links to article

has a single address line to select the data buffer (A0=0) or the control register (A0=1)of the 8279. The control signals WR (active low), RD (active

Alternate Instruction Set (1,002 words) [view diff] case mismatch in snippet view article find links to article

the Model-specific registers, by checking and setting the Feature Control Register (FCR, register 0x1107). If bit 0 ("ALTINST") is set to 1, then AIS

ICL 2900 Series (1,975 words) [view diff] case mismatch in snippet view article find links to article

protection, called access levels (or ACR levels, after the Access Control Register which controls the mechanism). The most-privileged levels of operating

IBM PCjr (7,620 words) [view diff] case mismatch in snippet view article find links to article

level. Some other CGA programming details, in particular the Mode Control Register and the Color Select Register (at I/O addresses 3D8h and 3D9h respectively)

X86 memory segmentation (3,302 words) [view diff] exact match in snippet view article find links to article

386 CPU can be put back into real mode by clearing a bit in the CR0 control register, however this is a privileged operation in order to enforce security

Corporate Affairs Commission, Nigeria (725 words) [view diff] case mismatch in snippet view article find links to article

Register of Beneficial Ownership (known as the Persons with Significant Control Register) in line with its commitment at the Anti-Corruption Summit held in

UNIVAC 418 (776 words) [view diff] case mismatch in snippet view article find links to article

bits) AL - Register (Lower Accumulator, 18 bits) ICR - Register (Index Control Register, 3 bits), also designated the "B-register" SR - Register ("Special

Fully Buffered DIMM (1,551 words) [view diff] exact match in snippet view article find links to article

or one more command plus 36 bits of data to be written to an AMB control register. The commands correspond to standard DRAM access cycles, such as row

Message Signaled Interrupts (1,535 words) [view diff] exact match in snippet view article find links to article

programmed with an address to write to (this address is generally a control register in an interrupt controller), and a 16-bit data word to identify it

X86 calling conventions (4,709 words) [view diff] no match in snippet view article find links to article

__regcall demystified". software.intel.com. 7 June 2017. "Program Control: Register Convention". docwiki.embarcadero.com. 2010-06-01. Retrieved 2010-09-27

Task state segment (1,543 words) [view diff] case mismatch in snippet view article find links to article

than a JMP. Read-only fields: read only when required, as indicated. Control Register 3 (CR3), also known as the Page Directory Base Register (PDBR). Read

Intel microcode (5,167 words) [view diff] case mismatch in snippet view article find links to article

CPUs prior to sale. In May 2020, a script reading directly from the Control Register Bus (CRBUS) (after exploiting "Red Unlock" in JTAG USB-A to USB-A 3

LOADALL (1,731 words) [view diff] exact match in snippet view article find links to article

number of bytes register register register register ES:EDI+00 4 CR0, control register 0 ES:EDI+04 4 EFLAGS ES:EDI+08 4 EIP, instruction pointer ES:EDI+0C

Tube (BBC Micro) (839 words) [view diff] exact match in snippet view article

bytes, depending on the dedicated buffer function. Each buffer has a control register and status register to monitor its state and configure the raising

Elliott 803 (4,054 words) [view diff] case mismatch in snippet view article find links to article

pair is fetched from store location 5, without changing the Sequence Control Register (SCR). Location 5 is expected to contain a standard subroutine entry

Shadow RAM (Acorn) (1,133 words) [view diff] case mismatch in snippet view article

main memory for use as screen memory, this being done via the Access Control Register. By switching between main and shadow memory on alternate frames, double-buffered

List of 8-bit computer hardware graphics (6,922 words) [view diff] case mismatch in snippet view article find links to article

Mode 4 has the composite color burst output enabled (in the Mode Control Register at I/O address 3D8H, bit 2 is cleared), and mode 5 has it disabled

PIC instruction listings (4,299 words) [view diff] exact match in snippet view article find links to article

changes to the terminology (the PICmicro OPTION register is called the CONTrol register; the PICmicro TRIS registers 1–3 are called I/O control registers 5–7)

CTIA and GTIA (8,991 words) [view diff] exact match in snippet view article find links to article

create multiple text colors per Mode line. Each Player has its own size control register: Size of Player 0 Size of Player 1 Size of Player 2 Size of Player

List of discontinued x86 instructions (4,641 words) [view diff] exact match in snippet view article find links to article

address of SMI entry point (mnemonic not listed) D6 C8 03 A0 Read page address of SMI entry point MOV PWRCR,EAX D6 FA 03 02 Write to power control register

X86 SIMD instruction listings (5,542 words) [view diff] exact match in snippet view article find links to article

of eight vector registers XMM0..XMM7, each 128 bits, and a status/control register MXCSR. This set of eight vector registers would later be extended to