Find link

language:

Find link is a tool written by Edward Betts.

Longer titles found: Verilog-A (view), Verilog-AMS (view), Verilog-to-Routing (view), VerilogCSP (view), Verilog Procedural Interface (view), SystemVerilog (view), Icarus Verilog (view)

searching for Verilog 52 found (264 total)

alternate case: verilog

List of EDA companies (296 words) [view diff] exact match in snippet view article find links to article

SoCs HDL Coder - Generate Verilog, SystemVerilog, and VHDL code for FPGA and ASIC designs HDL Verifier - Test and verify Verilog and VHDL using HDL simulators

Double dabble (1,411 words) [view diff] exact match in snippet view article find links to article

digits is: 6*104 + 5*103 + 2*102 + 4*101 + 4*100 = 65244. // parametric Verilog implementation of the double dabble binary to BCD converter // for the

GNU Circuit Analysis Package (194 words) [view diff] exact match in snippet view article find links to article

Gnucap project started to implement a first free/libre simulator with Verilog-AMS capabilities. As of July 2023 the model generator covers most of the

Logic simulation (832 words) [view diff] exact match in snippet view article find links to article

and Tan, Chong Guan (1995). Practical code coverage for Verilog. 1995 IEEE International Verilog HDL Conference. IEEE. pp. 99–104.{{cite conference}}: CS1

Ngspice (963 words) [view diff] exact match in snippet view article find links to article

simulator's internal structure. Verilog-A compact models: OSDI interface for dynamically loading OpenVAF compiled Verilog-A models. C language coded models

Telelogic (415 words) [view diff] exact match in snippet view article find links to article

IBM Corp". UNICOM Systems website. "Telelogic, the world leader acquires Verilog, the first runner-up". CisionWire. Cision. Dec 22, 1999. Retrieved 2011-06-11

Unum (number format) (2,877 words) [view diff] exact match in snippet view article

unknown Supports + – × ÷ √ reciprocal, negate, compare Verilog.jl Isaac Yonemoto Julia and Verilog 8, 16, 32, ES=0 No Unknown Comprehensively tested for

Lizy John (362 words) [view diff] exact match in snippet view article find links to article

using VHDL (Cengage Publishers 2007, 2017), Digital Systems Design using Verilog (Cengage Publishers, 2014) and has edited a book on Computer Performance

Robert Zeidman (1,524 words) [view diff] exact match in snippet view article find links to article

independent publisher, which published Zeidman's books: Introduction to Verilog, Just Enough Electronics to Impress Your Friends and Colleagues, The Amazing

Digital Mars (453 words) [view diff] exact match in snippet view article find links to article

simulator QSPICE, which uses this compiler on the backend to allow for C++ and Verilog authored behavioral simulation models to be compiled to native code and

Lesley Shannon (663 words) [view diff] exact match in snippet view article find links to article

curriculum at SFU. Her publications include "Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research", "FUSE: Front-End User Framework for

Signal transition graphs (3,883 words) [view diff] exact match in snippet view article find links to article

interfaced with various HDLs, see for example links with VHDL (1996) and Verilog (2000) with the aim to support asynchronous design. Placed into the synthesis

Transport triggered architecture (2,275 words) [view diff] exact match in snippet view article find links to article

WireWorld based computer. Dr. Dobb's published One-Der, a 32-bit TTA in Verilog with a matching cross assembler and Forth compiler. Mali (200/400) vertex

Priority encoder (933 words) [view diff] exact match in snippet view article find links to article

open-source Verilog generator for the recursive priority-encoder is available online. A behavioral description of priority encoder in Verilog is as follows

VLSI Technology (1,867 words) [view diff] exact match in snippet view article find links to article

design flow was moving rapidly to a Verilog HDL and synthesis flow. Cadence acquired Gateway, the leader in Verilog hardware design language (HDL) and

General Instrument SP0256 (799 words) [view diff] exact match in snippet view article find links to article

ROM Data Sheet US. Patent 4,296,279 Mask ROM Contents Summaries for various SPO256 Variants FPGA Verilog implementation of the SPO256 by Niels Moseley

Advanced Numerical Research and Analysis Group (791 words) [view diff] exact match in snippet view article find links to article

double-precision FPU, SDRAM controller. The IP core of ABACUS is available in Verilog RTL code. This processor is suited for desktop applications. A complete

Clock gating (897 words) [view diff] exact match in snippet view article find links to article

employing the input multiplexer, such as for D-type flip-flops: using C / Verilog language notation, Dff = CE ? D : Q; where Dff is the D-input of a D-type

Autonomous circuit (240 words) [view diff] exact match in snippet view article find links to article

ISBN 9780080534992. Cavanagh, Joseph (2017). "Sequential logic". Digital Design and Verilog HDL Fundamentals. CRC Press. ISBN 9781420074161. Bannister, B. R.; Whitehead

Joseph Sifakis (1,101 words) [view diff] exact match in snippet view article find links to article

Established initially as a mixed industrial laboratory between CNRS and Verilog SA., VERIMAG has collaborated with Airbus and Schneider Electric to develop

Waveform viewer (298 words) [view diff] exact match in snippet view article find links to article

LabWindows/CVI Teradyne List of HDL simulators, such as such as VHDL, Verilog, SystemVerilog Janick Bergeron, Writing Testbenches: Functional verification of

Fan-in (368 words) [view diff] exact match in snippet view article find links to article

equations of a logic cell. JoCavanagh (21 December 2017). Digital Design and Verilog HDL Fundamentals. CRC Press. pp. 3–. ISBN 978-1-351-83456-8. Dimitrios

Outline of Perl (3,912 words) [view diff] exact match in snippet view article find links to article

Rust, Java, JavaScript, Limbo, LPC, C#, Objective-C, Perl, PHP, Python, Verilog (hardware description language), and Unix's C shell. These languages have

Functional verification (1,027 words) [view diff] exact match in snippet view article find links to article

catch up with the complexity of transistors design. Languages such as Verilog and VHDL are introduced together with the EDA tools. Functional verification

CompactRIO (978 words) [view diff] exact match in snippet view article find links to article

LabVIEW must be used to program the embedded FPGA, although VHDL and verilog components can be included. Newer controllers come with a Linux based RTOS

Texas Instruments TMS1000 (1,287 words) [view diff] exact match in snippet view article find links to article

in early Texas Instruments calculator chips". OpenCores (August 2021). "Verilog implementation of the TMS1000 chip". Wikimedia Commons has media related

SipHash (1,342 words) [view diff] exact match in snippet view article find links to article

"highwayhash" work) C# Crypto++ Go Haskell JavaScript PicoLisp Rust Swift Verilog VHDL Bloom filter (application for fast hashes) Cryptographic hash function

Metastability (electronics) (1,552 words) [view diff] exact match in snippet view article

APDahlen (2023-10-19). "Implementing a Clock Boundary Synchronizer in Verilog". DigiKey Electronic Component and Engineering Solution Forum. Archived

Physical design (electronics) (1,861 words) [view diff] exact match in snippet view article

synthesis process. Synthesis converts the RTL design usually coded in VHDL or Verilog HDL to gate-level descriptions which the next set of tools can read/understand

MOS Technology TED (778 words) [view diff] exact match in snippet view article find links to article

investigated and replicated by Hungarian developer Istvan Hegedus using verilog HDL in a project called FPGATED. The source code of this project has been

MOS Technology 6502 (11,748 words) [view diff] exact match in snippet view article find links to article

ag_6502 6502 CPU core – Verilog source code Archived 2020-08-04 at the Wayback Machine – OpenCores M65C02 65C02 CPU core – Verilog source code Archived 2020-08-04

List of Unified Modeling Language tools (840 words) [view diff] exact match in snippet view article find links to article

Python, Visual Basic, Visual Basic .NET, DDL, EJB, XML Schema, Ada, VHDL, Verilog, WSDL, BPEL, Corba IDL ActionScript, C, C#, C++, Delphi, Java, PHP, Python

One-hot (1,194 words) [view diff] exact match in snippet view article find links to article

Approach". 1995. Cohen, Ben (2002). Real Chip Design and Verification Using Verilog and VHDL. Palos Verdes Peninsula, CA, US: VhdlCohen Publishing. p. 48.

Fredkin gate (1,243 words) [view diff] exact match in snippet view article find links to article

can encode the truth table in a hardware description language such as Verilog: module fredkin_gate ( input u, input x1, input x2, output v, output y1

ZX Spectrum Next (1,973 words) [view diff] exact match in snippet view article find links to article

Hardware is released under a "mixed source" proprietary license. The VHDL/Verilog for the FPGA digital design is available on GitLab and licensed under GPL3

NL5 circuit simulator (1,238 words) [view diff] exact match in snippet view article find links to article

can be used as an analog simulation engine for co-simulation with System Verilog digital simulators (e.g. Xilinx Vivado). Also, NL5 DLL functions can be

CORDIC (7,232 words) [view diff] exact match in snippet view article find links to article

Soft CORDIC IP (verilog HDL code) CORDIC Bibliography Site BASIC Stamp, CORDIC math implementation CORDIC implementation in verilog CORDIC Vectoring

Stream processing (4,597 words) [view diff] exact match in snippet view article find links to article

Applications can be developed in any combination of C, C++, and Java for the CPU. Verilog or VHDL for FPGAs. Cuda is currently used for Nvidia GPGPUs. Auto-Pipe

Comparison of online source code playgrounds (274 words) [view diff] case mismatch in snippet view article find links to article

SmallTalk, SpiderMonkey, SQL, Swift, TCL, TypeScript, Unlambda, VB. Net, VERILOG, Whitespace, YaBasic codepad Free Yes Yes No No D, Haskell, Lua, OCaml

Cray-1 (4,553 words) [view diff] exact match in snippet view article find links to article

Computing History Cray Users Group Publications @ The Centre for Computing History NCAR Supercomputer Gallery Verilog definition of Cray-1A CPU logic

Two's complement (6,025 words) [view diff] exact match in snippet view article find links to article

Sapatnekar, Sachin S. (2005). Designing Digital Computer Systems with Verilog. Cambridge University Press. ISBN 9780521828666. von Neumann, John (1945)

SPICE OPUS (1,237 words) [view diff] exact match in snippet view article find links to article

The latest addition (version 3.0) is the support of OpenVAF-compiled Verilog-A models via its OSDI interface.[citation needed] Between years 2000 and

Free and open-source graphics device driver (5,794 words) [view diff] exact match in snippet view article find links to article

processor, includes a synthesizable hardware design written in System Verilog, an instruction set emulator, an LLVM-based C-C++ compiler, software libraries

GNU Emacs (5,093 words) [view diff] exact match in snippet view article find links to article

and Git version control systems. New major modes for editing CSS, Vera, Verilog, and BibTeX style files. Improved scrolling support in Image mode. 22.1

Arithmetic (16,399 words) [view diff] exact match in snippet view article find links to article

Joseph (2017). "6. Fixed-Point Multiplication". Computer Arithmetic and Verilog HDL Fundamentals. CRC Press. ISBN 978-1-351-83411-7. Chakraverty, Snehashish;

Floating-point arithmetic (14,230 words) [view diff] exact match in snippet view article find links to article

floating-point operators in FPGA or ASIC devices. The project double_fpu contains verilog source code of a double-precision floating-point unit. The project fpuvhdl

MESI protocol (2,543 words) [view diff] exact match in snippet view article find links to article

System (Memory Coherency and Protocol)" (PDF). AMD64 Technology. September 2006. An interactive MESI simulation An open source MESI controller (Verilog)

Karnaugh map (3,588 words) [view diff] exact match in snippet view article find links to article

ISSN 0018-9359. S2CID 25576523. Cavanagh, Joseph (2008). Computer Arithmetic and Verilog HDL Fundamentals (1 ed.). CRC Press. Kohavi, Zvi; Jha, Niraj K. (2009)

Zilog Z80 (12,635 words) [view diff] exact match in snippet view article find links to article

are used in many MP3 and media player products. The T80 (VHDL) and TV80 (Verilog) synthesizable soft cores are available from OpenCores.org. The National

Peripheral Component Interconnect (10,827 words) [view diff] exact match in snippet view article find links to article

ISBN 978-3-540-48501-8. PCI Bus Variation Williams, John (2008). Digital VLSI Design with Verilog: A Textbook from Silicon Valley Technical Institute. Springer. p. 67.

Number Nine Visual Technology (1,875 words) [view diff] exact match in snippet view article find links to article

(GPU) on kickstarter.com by Francis Bruno "GPL v3 2D/3D graphics engine in verilog". GitHub. Retrieved 2016-07-26. Manufacturers of Higher Resolution Graphics

Standard Parasitic Exchange Format (1,757 words) [view diff] exact match in snippet view article find links to article

more similar to a SPICE netlist than the other formats. SPEF is an Open Verilog Initiative (OVI) — and now IEEE — format for defining netlist parasitics