Find link

language:

Find link is a tool written by Edward Betts.

searching for RISC-V 60 found (356 total)

alternate case: rISC-V

LiteOS (498 words) [view diff] exact match in snippet view article find links to article

different architectures such as ARM (M0/3/4/7, A7/17/53, ARM9/11), x86, and RISC-V are supported by the project. Huawei LiteOS is part of Huawei's '1+8+N'

Tsinghua Shenzhen International Graduate School (557 words) [view diff] exact match in snippet view article find links to article

two-dimensional materials and graphene research. In November 2019, the RISC-V International Open Source Laboratory (RIOS Lab) was officially unveiled

XtratuM (618 words) [view diff] exact match in snippet view article find links to article

LEON2/3/4 (SPARC v8), ARM v7 and V8 processors (TMS570, R5, A9, A52, A53) and RISC-V processor. It was initially developed by the Universidad Politécnica de

CPU modes (826 words) [view diff] exact match in snippet view article find links to article

(B6500 series); there are multiple non-control modes in the B5000 series. RISC-V has three main CPU modes: User Mode (U), Supervisor Mode (S), and Machine

Ancient UNIX (555 words) [view diff] exact match in snippet view article find links to article

teaching system, which is an update of that version to ANSI C and the x86 or RISC-V platform. The BSD vi text editor is based on code from the ed line editor

NaN (3,707 words) [view diff] exact match in snippet view article find links to article

for Single-Precision Floating-Point, Version 2.2 / RISC-V Instruction Set Manual, Volume I: RISC-V User-Level ISA". Five EmbedDev. Fog, Agner (11 April

Comparison of bootloaders (461 words) [view diff] exact match in snippet view article find links to article

Blackfin, ColdFire, IXP, Leon2, m68k, MicroBlaze, MIPS, NIOS, NIOS2, PXA, x86, RISC-V, StrongARM, SH2, SH3, SH4, ... EFI, ELF, U-Boot image format, Linux zImage

Unum (number format) (2,877 words) [view diff] exact match in snippet view article

best of our knowledge. ***First ever integration of posits in RISC-V*** Posit-enabled RISC-V core (Sugandha Tiwari, Neel Gala, Chester Rebeiro, V.Kamakoti

Serial communication (1,556 words) [view diff] exact match in snippet view article find links to article

2022). Modern Computer Architecture and Organization: Learn x86, ARM, and RISC-V architectures and the design of smartphones, PCS, and cloud servers. Packt

Flutter (software) (1,601 words) [view diff] exact match in snippet view article

"Google's Flutter showcases new graphics capabilities, WebAssembly and RISC-V support". TechCrunch. Thomsen, Michael (2024-05-14). "Landing Flutter 3

Banana Pi (1,239 words) [view diff] exact match in snippet view article find links to article

Banana Pi BPI-F3 uses the SpacemiT K1 8 core, 8-stage-pipeline dual issue RISC-V processor with RVV1.0 256-bit vector extension, claiming 2 TOPS performance

Iron law of processor performance (729 words) [view diff] exact match in snippet view article find links to article

ISA Bloat with Macro-Op Fusion for RISC-V". arXiv:1607.02318 [cs.AR]. Engheim, Erik (2020-12-28). "The Genius of RISC-V Microprocessors". Medium. Retrieved

Cross-platform software (4,380 words) [view diff] exact match in snippet view article find links to article

implementations such as Mono (formerly by Novell and Xamarin) HarmonyOS (ARM64, RISC-V, x86, x64, and LoongArch) iOS ((ARMv8-A)) iPadOS (ARMv8-A) Java Linux ( Alpha

BeagleBoard (2,423 words) [view diff] exact match in snippet view article find links to article

Retrieved November 21, 2017. Kridner, Jason (2023-07-12). "BeagleV-Ahead RISC-V computer from BeagleBoard.org available now under $150". BeagleBoard. Retrieved

Lesley Shannon (663 words) [view diff] exact match in snippet view article find links to article

codesign". Additionally, she has published articles such as "TAIGA: A new RISC-V soft-processor framework enabling high performance CPU architectural features"

Maxine Virtual Machine (875 words) [view diff] exact match in snippet view article find links to article

Java Operating system Solaris, Linux, macOS Platform x64, ARM32, AArch64, RISC-V Type Java virtual machine License GPL version 2.0 Website github.com/beehive-lab/Maxine-VM

Execute in place (992 words) [view diff] exact match in snippet view article find links to article

/ UEFI in x86 systems use XIP to initialize the main memory. In ARM and RISC-V embedded systems, typically the SoC built-in boot ROM is mapped to a fixed

XOR swap algorithm (2,011 words) [view diff] exact match in snippet view article find links to article

(respectively), and xor places the result of the operation in the first register. In RISC-V assembly, value X and Y are in registers X10 and X11, and xor places the

Centre for Development of Advanced Computing (2,077 words) [view diff] exact match in snippet view article find links to article

Microprocessors, India's first indigenous 64-bit Multi-core Superscalar Out-of-Order RISC-V Processor M-Kavach 2, an android-based mobile device security solution addressing

Chris Lattner (1,600 words) [view diff] exact match in snippet view article find links to article

SiFive in January 2020 as the President of Platform Engineering, leading the RISC-V Product and Engineering organizations (everything excluding HR, finance

Steve Wallach (491 words) [view diff] exact match in snippet view article find links to article

scientist at the Barcelona Supercomputer Center (BSC). Main focus on HPC RISC-V technology. Wallach was the co-founder and CTO of Convey Computers. After

Trusted Computing (5,191 words) [view diff] exact match in snippet view article find links to article

have been proposed for various computer architectures, including Intel, RISC-V, and ARM. Remote attestation is usually combined with public-key encryption

Eric X. Li (1,438 words) [view diff] exact match in snippet view article find links to article

Nano, and StarFive. He serves as a member of the board of directors of the RISC-V International Association. In 2011, Li founded Guancha.cn, a digital news

MontaVista (1,664 words) [view diff] exact match in snippet view article find links to article

products on major CPU architectures, including x86, ARM, PPC, MIPS, and RISC-V. MontaVista Linux Carrier Grade Edition (CGE) is a commercial-grade Linux

OpenPOWER Foundation (1,351 words) [view diff] exact match in snippet view article find links to article

keynote and OpenPOWER blows the doors off: Royalty-free, open soft-core (RISC-V sweating gallons) Chiselwatt's page on Github IBM (2020-06-27). "A2I on

List of products based on FreeBSD (1,195 words) [view diff] exact match in snippet view article find links to article

which takes advantage of Capability Hardware on Arm's Morello and CHERI-RISC-V platforms. ClonOS – FreeBSD based distro for virtual hosting platform and

Symmetric multiprocessing (2,447 words) [view diff] exact match in snippet view article find links to article

(2018). Computer Organisation and Design: The Hardware/Software Interface (RISC-V ed.). Cambridge, United States: Morgan Kaufmann. p. 509. ISBN 978-0-12-812275-4

Firefox (16,848 words) [view diff] exact match in snippet view article find links to article

Latest version: 134.0.2 (x64, ARM64, RISC-V) 2024– Old version, still maintained: 128.6.0esr (x64, ARM64, RISC-V) 6.9 Old version, not maintained: 88

LibVNCServer (165 words) [view diff] exact match in snippet view article find links to article

S2CID 7218583. Schlägl, Manfred; Große, Daniel (June 5, 2023). "GUI-VP Kit: A RISC-V VP Meets Linux Graphics - Enabling Interactive Graphical Application Development"

Symbolic execution (1,554 words) [view diff] exact match in snippet view article find links to article

io/ yes BE-PUM x86 https://github.com/NMHai/BE-PUM yes BINSEC x86, ARM, RISC-V (32 bits) http://binsec.github.io yes crucible LLVM, JVM, etc https://github

Arteris (1,863 words) [view diff] exact match in snippet view article find links to article

Computing and Datacenter RISC-V Chiplets - Arteris". Retrieved 2023-11-15. "Andes Technology and Arteris Partner To Accelerate RISC-V SoC Adoption". design-reuse

SPIM (584 words) [view diff] exact match in snippet view article find links to article

different processors at the same time (CREATOR includes examples of MIPS32 and RISC-V instructions). GXemul (formerly known as mips64emul), another MIPS emulator

Cache hierarchy (3,176 words) [view diff] exact match in snippet view article find links to article

A. Patterson; John L. Hennessy; 2017. Computer Organization and Design RISC-V Edition: The Hardware Software Interface. Elsevier Science. pp. 386–387

Mozilla Thunderbird (3,888 words) [view diff] exact match in snippet view article find links to article

(IA-32) 2018–2024 OpenBSD -stable 7.6 Latest version: 128.6.0esr (x64, ARM64, RISC-V) 2024– 6.9 Old version, not maintained: 78.14.0 (IA-32) 2021 4.1 Old version

Logical shift (648 words) [view diff] exact match in snippet view article find links to article

<<< >>> Fortran LSHIFT RSHIFT OCaml lsl lsr Object Pascal, Delphi, x86 assembly, Kotlin, Powershell shl shr VHDL, MIPS, RISC-V sll srl PowerPC slw srw

Photonically Optimized Embedded Microprocessors (154 words) [view diff] case mismatch in snippet view article find links to article

Computer Sciences DARPA , News and events Electricity, Light, Join Forces to Advance Computing Chen Sun RISC-‐V Microprocessor Chip with Photonic I/O v t e

Hardware random number generator (3,317 words) [view diff] exact match in snippet view article find links to article

Ben (2020-11-09). Building a Modern TRNG: An Entropy Source Interface for RISC-V (PDF). New York, NY, USA: ACM. doi:10.1145/3411504.3421212. Archived from

Amazfit (573 words) [view diff] exact match in snippet view article find links to article

2017. Dahad, Nitin (March 1, 2019). "Wearables Firm Invests $8 Million in RISC-V Startup". EE Times. "Xiaomi's Huami launches the Amazfit Verge, Health Band

Machine learning (14,996 words) [view diff] exact match in snippet view article find links to article

Janapa; Joshi, Ajay (2019). "Towards Deep Learning using TensorFlow Lite on RISC-V". Harvard University. Archived from the original on 2022-01-17. Retrieved

Forth (programming language) (5,715 words) [view diff] case mismatch in snippet view article

implementation (as far as possible) for Flash microcontrollers (MSP430, Risc-V & RP2040) Open Firmware, a bootloader and firmware standard based on ANS

Instruction set simulator (1,891 words) [view diff] exact match in snippet view article find links to article

2019-12-01 at the Wayback Machine provide an ISS for over 170 processor variants for ARM, ARMv8, MIPS, MIPS64, PowerPC, RISC-V, ARC, Nios-II, MicroBlaze ISAs.

Differential signalling (2,050 words) [view diff] exact match in snippet view article find links to article

(2022-05-04). Modern Computer Architecture and Organization: Learn x86, ARM, and RISC-V architectures and the design of smartphones, PCS, and cloud servers. Packt

Memory ordering (3,426 words) [view diff] exact match in snippet view article find links to article

WinChip manufactured around 1998) may have weaker 'oostore' memory ordering. RISC-V memory ordering models WMO Weak memory order (default) TSO Total store order

Luca Benini (565 words) [view diff] exact match in snippet view article find links to article

Comment, Sebastian Moss. "E4, Università di Bologna, and CINECA deploy RISC-V HPC system, with open source software". www.datacenterdynamics.com. Retrieved

OSEK (1,934 words) [view diff] exact match in snippet view article find links to article

License: MIT or TOPPERS License Trampoline by IRCCyN. Targets: ARM Cortex, RISC-V, PowerPC, POSIX, AVR, ARM 32bits, MSP430/CPUX, Renesas G4MH License: GPLv2

Binary Ninja (769 words) [view diff] exact match in snippet view article find links to article

architectures officially: x86 32-bit x86 64-bit ARMv7 Thumb2 ARMv8 PowerPC MIPS RISC-V 6502 nanoMIPS TriCore The support for these architectures vary and details

Ryzen (8,184 words) [view diff] exact match in snippet view article find links to article

AMD to release the first Ryzen chips in 2017. Jim Keller, leading the new RISC-V team at Tenstorrent, claims absolute dominance in integer performance in

Booting (11,321 words) [view diff] exact match in snippet view article find links to article

ISBN 0-931988-42-X. Apple Ad, Interface Age, October 1976 "An Introduction to RISC-V Boot flow" (PDF). Retrieved 2024-09-04. Paul, Matthias R. (1997-10-02) [1997-09-29]

registers in the most common architectures Architecture 32 bit 64 bit ARM 15 31 Intel x86 8 16 MIPS 32 32 POWER/PowerPC 32 32 RISC-V 16/32 32 SPARC 31 31

IP Pascal (4,932 words) [view diff] exact match in snippet view article find links to article

processor model, with the aim to extend it to other processors such as ARM and RISC-V. The goal is to reach Pascal-P6 1.0 when the Pascaline specification is

Firefox version history (23,644 words) [view diff] exact match in snippet view article find links to article

Latest version: 134.0.2 (x64, ARM64, RISC-V) 2024– Old version, still maintained: 128.6.0esr (x64, ARM64, RISC-V) 6.9 Old version, not maintained: 88

Comparison of BSD operating systems (3,834 words) [view diff] exact match in snippet view article find links to article

with a macOS interface. CheriBSD – adapted to support CHERI-MIPS, CHERI-RISC-V, and Arm Morello ISAs. NetBSD aims to provide a freely redistributable operating

SB (380 words) [view diff] exact match in snippet view article find links to article

Internet country code top-level domain for Solomon Islands sb, Store Byte, an RISC-V instruction Nike SB, skateboarding shoes "Season's Best", an athletics abbreviation

IRAF (2,383 words) [view diff] exact match in snippet view article find links to article

Hurd Platform x86-64, AArch64, x86, MIPS architecture, PowerPC, ARMv7, RISC-V, DEC Alpha, x32 ABI, Apple M1, LoongArch Type Astronomical Analysis License

List of compilers (2,013 words) [view diff] exact match in snippet view article find links to article

Dupras No Yes Yes ? FreeForth ? Yes Yes (Linux) ? public domain ByteForth ? ? ? ? ? noForth ? ? ? RISC-V baremetal ? 4tH Hans Bezemer Yes Yes Yes LGPL

Video games and Linux (15,505 words) [view diff] exact match in snippet view article find links to article

being the solid part. Shilov, Anton (December 19, 2023). "World's first RISC-V handheld gaming system announced — retro gaming platform uses Linux". Tom's

Java version history (11,111 words) [view diff] exact match in snippet view article find links to article

on 20 September 2022. JEP 405: Record Patterns (Preview) JEP 422: Linux/RISC-V Port JEP 424: Foreign Function & Memory API (Preview) JEP 425: Virtual Threads

List of University of Bologna people (1,476 words) [view diff] exact match in snippet view article find links to article

Comment, Sebastian Moss. "E4, Università di Bologna, and CINECA deploy RISC-V HPC system, with open source software". www.datacenterdynamics.com. Retrieved

X86 instruction listings (14,914 words) [view diff] exact match in snippet view article find links to article

chapter 23.15 Catherine Easdon, Undocumented CPU Behaviour on x86 and RISC-V Microarchitectures: A Security Perspective, 10 May 2019, page 39 Instlatx64

Luca Carloni (854 words) [view diff] exact match in snippet view article find links to article

(January 26, 2020). "ESP Open Source Research Platform Enables the Design of RISC-V & Sparc SoC's with Accelerators – CNX Software". "Fellows Database". sloan