Find link

language: af: Afrikaans als: Alemannisch [Alemannic] am: አማርኛ [Amharic] an: aragonés [Aragonese] ar: العربية [Arabic] arz: مصرى [Egyptian Arabic] as: অসমীয়া [Assamese] ast: asturianu [Asturian] az: azərbaycanca [Azerbaijani] azb: تۆرکجه [Southern Azerbaijani] ba: башҡортса [Bashkir] bar: Boarisch [Bavarian] bat-smg: žemaitėška [Samogitian] be: беларуская [Belarusian] be-tarask: беларуская (тарашкевіца) [Belarusian (Taraškievica)] bg: български [Bulgarian] bn: বাংলা [Bengali] bpy: বিষ্ণুপ্রিয়া মণিপুরী [Bishnupriya Manipuri] br: brezhoneg [Breton] bs: bosanski [Bosnian] bug: ᨅᨔ ᨕᨘᨁᨗ [Buginese] ca: català [Catalan] ce: нохчийн [Chechen] ceb: Cebuano ckb: کوردیی ناوەندی [Kurdish (Sorani)] cs: čeština [Czech] cv: Чӑвашла [Chuvash] cy: Cymraeg [Welsh] da: dansk [Danish] de: Deutsch [German] el: Ελληνικά [Greek] en: English eo: Esperanto es: español [Spanish] et: eesti [Estonian] eu: euskara [Basque] fa: فارسی [Persian] fi: suomi [Finnish] fo: føroyskt [Faroese] fr: français [French] fy: Frysk [West Frisian] ga: Gaeilge [Irish] gd: Gàidhlig [Scottish Gaelic] gl: galego [Galician] gu: ગુજરાતી [Gujarati] he: עברית [Hebrew] hi: हिन्दी [Hindi] hr: hrvatski [Croatian] hsb: hornjoserbsce [Upper Sorbian] ht: Kreyòl ayisyen [Haitian] hu: magyar [Hungarian] hy: Հայերեն [Armenian] ia: interlingua [Interlingua] id: Bahasa Indonesia [Indonesian] io: Ido is: íslenska [Icelandic] it: italiano [Italian] ja: 日本語 [Japanese] jv: Basa Jawa [Javanese] ka: ქართული [Georgian] kk: қазақша [Kazakh] kn: ಕನ್ನಡ [Kannada] ko: 한국어 [Korean] ku: Kurdî [Kurdish (Kurmanji)] ky: Кыргызча [Kirghiz] la: Latina [Latin] lb: Lëtzebuergesch [Luxembourgish] li: Limburgs [Limburgish] lmo: lumbaart [Lombard] lt: lietuvių [Lithuanian] lv: latviešu [Latvian] map-bms: Basa Banyumasan [Banyumasan] mg: Malagasy min: Baso Minangkabau [Minangkabau] mk: македонски [Macedonian] ml: മലയാളം [Malayalam] mn: монгол [Mongolian] mr: मराठी [Marathi] mrj: кырык мары [Hill Mari] ms: Bahasa Melayu [Malay] my: မြန်မာဘာသာ [Burmese] mzn: مازِرونی [Mazandarani] nah: Nāhuatl [Nahuatl] nap: Napulitano [Neapolitan] nds: Plattdüütsch [Low Saxon] ne: नेपाली [Nepali] new: नेपाल भाषा [Newar] nl: Nederlands [Dutch] nn: norsk nynorsk [Norwegian (Nynorsk)] no: norsk bokmål [Norwegian (Bokmål)] oc: occitan [Occitan] or: ଓଡ଼ିଆ [Oriya] os: Ирон [Ossetian] pa: ਪੰਜਾਬੀ [Eastern Punjabi] pl: polski [Polish] pms: Piemontèis [Piedmontese] pnb: پنجابی [Western Punjabi] pt: português [Portuguese] qu: Runa Simi [Quechua] ro: română [Romanian] ru: русский [Russian] sa: संस्कृतम् [Sanskrit] sah: саха тыла [Sakha] scn: sicilianu [Sicilian] sco: Scots sh: srpskohrvatski / српскохрватски [Serbo-Croatian] si: සිංහල [Sinhalese] simple: Simple English sk: slovenčina [Slovak] sl: slovenščina [Slovenian] sq: shqip [Albanian] sr: српски / srpski [Serbian] su: Basa Sunda [Sundanese] sv: svenska [Swedish] sw: Kiswahili [Swahili] ta: தமிழ் [Tamil] te: తెలుగు [Telugu] tg: тоҷикӣ [Tajik] th: ไทย [Thai] tl: Tagalog tr: Türkçe [Turkish] tt: татарча/tatarça [Tatar] uk: українська [Ukrainian] ur: اردو [Urdu] uz: oʻzbekcha/ўзбекча [Uzbek] vec: vèneto [Venetian] vi: Tiếng Việt [Vietnamese] vo: Volapük wa: walon [Walloon] war: Winaray [Waray] yi: ייִדיש [Yiddish] yo: Yorùbá [Yoruba] zh: 中文 [Chinese] zh-min-nan: Bân-lâm-gú [Min Nan] zh-yue: 粵語 [Cantonese]

jump to random article

Longer titles found: Intel microcode (view)

searching for Microcode 147 found (442 total)

alternate case: microcode

IBM System/360 Model 50 (1,402 words) [view diff] exact match in snippet view article find links to article

definition) "horizontal microcode" instruction format, with each word containing 15 (or 25) separate fields. There are 2816 words of microcode storage. Read-only

of the Intel CPUs and the original Intel microcode. In its ruling, the court determined that the microcode in the control store constitutes a computer

package (DIP). The control chip incorporated a control sequencer and a microcode ROM. An optional separate floating-point accelerator (FPA) chip could

next-address control and next microcode location were in each wide microword, there was no penalty for any-order execution of the microcode. A table of 256 labels

Intel Releases Linux CPU Microcodes To fix Meltdown & Spectre Bugs by Lawrence Abrams on January 11, 2018 Linux* Processor Microcode Data File Version 20180312

the platform is implemented in the System/38's Horizontal and Vertical Microcode. QGPL – general purpose library QSYS – system library QSPL – spooling

standard IBM punched-card, so the microcode could be changed using a keypunch. Each card held 720 bits, and the total microcode consisted of 4032 60-bit words

Processor), or SAP (System Assist Processor). These processors do not contain microcode or hardware features that accelerate their designated workloads. Instead

a portable Smalltalk machine, and wrote the initial Dorado Smalltalk microcode for Smalltalk. He owns, and programs software for, Ingenuity Software

interface was an I/O bus device. Both could run either TOPS-10 or TOPS-20 microcode and thus the corresponding operating system. The later Model B version

TIMI. Early versions of OS/400 inherited the Horizontal and Vertical Microcode layers of the System/38, although they were renamed to the Horizontal

cache and an 8 KB data cache. The floating-point divide and square-root microcode were mechanically proven. The floating-point transcendental instructions

a microprocessor, which was defined in the manual as a portmanteau of microcode processor, not to be confused with the then nascent microprocessor. The

turn interpreted by Alto microcode. Butte compiled into Butte-specific byte codes, which were interpreted by special Alto microcode, similar to the Mesa bytecode

collection by reportedly an order of magnitude. A further improvement was two microcode instructions which specifically supported Lisp functions, reducing the

collection by reportedly an order of magnitude. A further improvement was two microcode instructions which specifically supported Lisp functions, reducing the

a performance comparison between a PRNG and CSPRNG cannot be made. A microcode update released by Intel in June 2020, designed to mitigate the CrossTalk

the hardware by providing worldwide maintenance service, by providing microcode releases and by supporting the associated software including NCP (Network

Windows HP Calculator emulators for Linux HP-29C microcode emulator for any platform HP-29C microcode emulator for Windows Aslan, Wilfred (1980-10-01)

site. XRC functions as a combination of disk (IBM ESS or HDS licensed) Microcode and application code running on a z/Series host and provides a recovery

done over a flexible cpu sub system called XC. Through exchanging some microcode the XC is able to realize beside others a PROFINET IRT Switch, EtherCAT

Devices, mobile device apps, web services, plug-ins or applets, hardware microcode, low-code/no-code apps, or other software formats. Note that most practices

A was the first microcode offered with the 3174. It supported all the hardware modules present at the time, almost all the microcode features found in

updated microprograms were released to emulate the coprocessor functions in microcode on the CPU. Bug fixed chips were introduced at the Comtek'93 exhibition

codepages Proportional and scalable fonts Upside-down printing Updatable microcode 85mm paper roll (90mm roll for models TG6 / TM6) Printers commonly use

Maya (MEL) MDL Mercury Mesa MHEG-5 (Interactive TV programming language) Microcode Microsoft Power Fx MIIS MIMIC Mirah Miranda MIVA Script ML Model 204 Modelica

platform due to power consumption concerns. Microsoft has released a microcode update (KB2493989) for Windows 7 that addresses several stability issues

model  : 6 model name : AMD Athlon(tm) II X2 270 Processor stepping  : 3 microcode  : 0x10000c8 cpu MHz  : 2000.000 cache size : 1024 KB ... processor  :

with private microcode ram", published 2008-10-16, issued 2010-11-02  Davis, Jared; Slobodova, Anna; Swords, Sol (2016-04-20). "Microcode Verification

diskette is used for logging hardware errors, and the other contains microcode. One of the service processors is the master, and the other is a backup;

November 11, 2011. "June 2015 Intel CPU microcode update for Windows". Retrieved 2020-11-07. "Windows 7: June 2015 microcode update for Intel processors in Windows"

TBM supported; microcoded PEXT and PDEP) Zen-based, Zen+-based, and Zen 2-based processors (ABM, BMI1 and BMI2 supported; microcoded PEXT and PDEP) Zen

process sometimes called PDP revolt in Russian literature. Thus, the microcode for the new simplified CPU was redesigned and made compatible with LSI-11

a microcoded architecture. NIC-NAC was built in prototype form in his home as a proof-of-concept and the machine worked well. Due to its microcoded implementation

motherboards March 2025 1.2.0.3 Improve system performance, Security fixes (CPU Microcode Signature Verification Vulnerability AMD-SB-7033) January 2025 1.2.0.2b

11, 2011. "June 2015 Intel CPU microcode update for Windows". Retrieved November 7, 2020. "Windows 7: June 2015 microcode update for Intel processors in

Fisher, Joseph (7 July 1981). "Trace Scheduling: A Technique for Global Microcode Compaction" (PDF). IEEE Transactions on Computers. c-30 (7): 478–490.

version requires the GS45/GM45/PM45 chipset. Microsoft has released a microcode update (KB2493989) for Windows 7 that addresses several stability issues

means of controls of the operation of the other functional units with microcode. The control store has a ROM containing 1,600 41-bit words. Each 41-bit

of magnetic core memory with a 1.2 μs cycle time, an internal disk for microcode load, a 2740 printer/keyboard, and a real time clock. Firstly it consists

has been assigned the CVE ID CVE-2023-23583. Intel have released new microcode in an out-of-band patch to mitigate the vulnerability, which it calls

by IBM, but are still supported. IBM provides hardware maintenance and microcode updates for the estimated 20,000 installed 3745/3746 controllers. A robust

RAMs. There are 26 internal processor registers, which are used by the microcode for temporary storage when executing complex instructions requiring multiple

for interface cards, connector breakout boards, real-time clocks, ROM/microcode, and other relatively low-bandwidth components. Some exceptions are the

Fixed or floating point 80 ms Square root (in software) Floating point (with microcode) 80 ms Sinus (in software) Floating point (with microcode) 200 ms

MicroVAX's data-path chip contains the entire 32-bit processor, except its microcode store and control-store sequencer, and contains 37,000 transistors. At

(writable control store) to execute Pick assembler code (implemented in microcode) for the selected process. When the user's time slice expired control

was a remote-debug protocol for microcode. Basically, a peek and poke function could halt and manipulate the microcode state of a C-series or D-series

instruction's destination register is left unmodified. On some Intel CPU/microcode combinations from 2019 onwards, the VERW instruction also flushes microarchitectural

pipeline. Specifically: The decoder can decode 3 instructions per cycle. The microcode sequencer can send 3 μops per cycle for allocation into the reservation

hours of attention and toil. The soul is theirs, stored in silicon and microcode. "The Cathedral was a Computer". The New York Times. September 6, 1981

the 1110/80 in 494 mode was added. This emulator was implemented using microcode. AN/USQ-17 List of UNIVAC products History of computing hardware "Computer

cryptographic software implementations. Other sources of variation, such as microcode differences, branches introduced by compilers, and power consumption variations

factory production tests) and G-LIST (mapping during consumer usage by disk microcode). Utilities can read the Self-Monitoring, Analysis, and Reporting Technology

MCS 51 instruction set. The original Intel 8051 was a microcode engine using 12 clocked microcode cycles per machine cycle to minimize the number of NMOS

Intel Skylake And Kaby Lake HyperThreading Discovered Requiring BIOS Microcode Fix". HotHardware.com. Retrieved April 10, 2022. Goetting, Chris (June

early 1981, citing patent and copyright infringement of the TRS-80's microcode and ROM code, as well as trademark infringement with the "-80" branding

in this series of processors because a bug that cannot be fixed with a microcode update exists. Broadwell-U: SoC; two TDP classes – 15 W for 2+2 and 2+3

significant new feature (called extended addressing) was modified pager microcode running on a Model B hardware revision to enlarge the user virtual address

between programs), a full set of instructions for task control, and complex microcode to run it all. Unlike the i432, the 960 XA had fairly good performance

increased efficiency slave processor protocol and finally enhancements of microcode." There was also a new NS32382 MMU, NS32381 FPU and the (very rare) NS32310

novel by Mike Resnick Ivory (CPU), a VLSI processor, especially for Lisp Microcode Ivory (mango), a mango cultivar Hornbill ivory, an ornamental material

control store, memory used to store microprograms on machines where the microcode is reloadable This disambiguation page lists articles associated with

crashed by a particular sequence of FMA3 instructions, but updated CPU microcode fixes the problem. July 2019: AMD Zen 2 and later Ryzen processors don't

Fisher, Joseph A. (1981). "Trace Scheduling: A Technique for Global Microcode Compaction". IEEE Transactions on Computers. 30 (7): 478–490. doi:10.1109/TC

MSI motherboards, 12th Gen CPUs only. 13th Gen disabled BCLK OC at CPU microcode level RAM only Yes Bus Interface DMI 4.0 ×4 DMI 4.0 ×8 CPU support Alder

lost when the F-line exception is triggered. The 68040 cannot update its microcode in the manner of modern x86 chips. This means that the only way to use

Kaufmann, 2004. Joseph A Fisher: Trace Scheduling: A Technique for Global Microcode Compaction IEEE Trans. Computers, 30(7):478-490, 1981. Joseph A. Fisher:

where an item could be 1, 2, 4, or 8 bytes long. Language primitive – Microcode in programming language List of data structures § Data types Object type –

Attention - target operating conditions have changed 6 3F 01 Unit Attention - microcode changed 6 3F 02 Unit Attention - changed operating definition 6 3F 03

of the IMP-00A/520 RALU (also known as MM5750) and various masked ROM microcode and control chips (CROMs, also known as MM5751) National GPC/P / IMP-4

Meltdown and L1TF while Spectre V2 requires software mitigations as well as microcode/firmware update. Cannon Lake (formerly Skymont) is Intel's codename for

20% on 2 Computers". The New York Times. March 2, 1978. 128K vs. 32K a microcode-based feature that allowed for faster execution than a software-only approach

Ingalls told Larry that he would learn how to program in the lowest-level microcode to harness all available power. Diana Merry had been working on programming

the estimated 20,000 installed front-end processors. IBM also provides microcode enhancement features. Smaller companies have filled the void created by

Presler processors (revision B1) had the EIST feature turned off by a microcode update because of stability issues. That affected only its power consumption

with 4 Am2900's Eventide H949 Harmonizer; four Am2901 chips (and several microcode PROMs) are used to generate addresses and generate reference voltages

Synchronous Backplane Interconnect (SBI). The CPU is microprogrammed, with the microcode stored in a combination of PROM control store and writable control store

and day of the week. The processor powers on and proceeds with initial microcode load, sets the clock and loads the system. A Workstation Adapter that

corresponding to the desired filter transfer function, in its programming or microcode. Mechanical filters are built out of mechanical components. In the vast

floating point instructions, although these instructions were implemented in microcode with some hardware assists. The System z10 implements the main IEEE 754

floating point instructions, although these instructions were implemented in microcode with some hardware assists. The System z10 implements the main IEEE 754

reliably reach the 1.13 GHz speed without various tweaks to the processor's microcode, effective cooling, higher voltage (1.75 V vs. 1.65 V), and specifically

renegotiated licensing deal that would enable AMD to copy Intel's processor microcode to make its own x86 processors, a deal that eventually made the company

Malware – Mary – Mealy machine – Megabyte – Melissa worm – Mercury – Mesa – Microcode – Microprocessor – Microprogram – Microsequencer – Microsoft Windows –

MACH110 PLD and a PCI interface IC. The Mk4/Mk4+ driver uploads the FPGA microcode on start, which makes easy updates possible without having to replace

works part-time remotely). In addition to his management duties, he wrote microcode for the company's Intel compatible processors, and he designed hardware

features that allow them to emulate the 1400 and 7000 instruction sets in microcode. One of the selling points of the System/370, the successor of the 360

Alexander Reinefeld designed the chess program Murks, partly implemented in microcode for an Interdata M85 minicomputer. Reinefeld claimed that world chess

kelsalaire.net, CVmail, Explorimmo, CadresOnline, OpenMedia, Seminus, Microcode, achat-terrain.com. The sites achat-terrain.com and constructeurs-maisons

ASD (Advanced Segment Descriptors) memory. This required a new common microcode specification, referred to as Beta. The main visionary behind ASD memory

own virtual-memory S/360. They designed a set of custom hardware and microcode changes that could be implemented on a S/360-40, providing a comparable

computationally feasible. Therefore, it is more suited to hardware or microcode implementation.: 542–543  Unique permutation hashing has a guaranteed

by simple replacement of CE's with ACE's along with an update to the microcode file on the system disk. However systems of mixed configurations of CEs

Boolean and other operations for combining pixel data, and most of the microcode for graphics functions is to support it. The TMS34010 can execute general

Functional Unit, EFU; FMAC × 5, FDIV × 2) operates independently controlled by microcode, parallel to the CPU core, is typically used for polygon and geometry

exist, calculated from IBM's LSPR ratings, which can change with OS and microcode updates. Hence confusion. The rated MIPS should also not be confused with

300 or 600 lines per minute, selected by a hidden link. The 2903 used microcode to emulate 1900 hardware. The operating system was George 1* (a modification

Advanced Programming Tips. ISBN 0-9612174-6-4. Smith, Eric (2004-09-26). "Microcode-Level Calculator Simulation" (PDF). Hewlett-Packard Handheld Conference

translates ARM instructions over a slow hardware decoder to its native microcode instructions and uses a software binary translator for hot code.[citation

Mentor (IBM PC, c. 1983; mostly support programs for business software) MicroCode (IBM PC) Microzine (Apple II, c. 1983; geared to pre-teens) Miggybyte

processor called the "WARP core", that implemented a triangle setup engine in microcode. G200 was Matrox's first graphics processor to require added cooling in

program state of RDNA devices. It details the instruction set and the microcode formats native to this family of processors that are accessible to programmers

a 23-stage general pipeline with an additional 11 stages possible for microcode and an additional 4 stages possible for branch prediction. The PPU runs

Advanced Programming Tips. ISBN 0-9612174-6-4. Smith, Eric (2004-09-26). "Microcode-Level Calculator Simulation" (PDF). Hewlett-Packard Handheld Conference

program state of RDNA devices. It details the instruction set and the microcode formats native to this family of processors that are accessible to programmers

seen by many as a vindication of work done on the S/360-67 project; the microcode in the 370/145 was updated to use the associative memory for virtual address

Mainline. Retrieved 2021-07-14. "4 Benefits of Implementing TS7700's New Microcode Compression". IntelliMagic. Retrieved 2021-05-23. "Tale of the "Tape"

on 3155, 3165, 3158, 3168, 3033, 4341, and 3081 (with special feature microcode.) The 2305 was also used for high activity small data sets such as catalogs

"CAT box") was designed and built for CSC. It involved both hardware and microcode changes to a specially modified System/360 Model 40. These changes gave

leaked (with preserving git structure). That included Intel ME, Intel Microcode and software simulators of their hardware. Their various BIOS source code

older Alder Lake family CPUs with some legacy combinations of BIOS and microcode revisions, it was possible to execute AVX-512 family instructions when

architecture. This fact has been exploited to emulate other machines by microcoding their instruction sets. However, in practice, all machines in the 2900

first CPU to implement IEEE 754-2008 decimal arithmetic (using hardware microcode) IBM z10, IBM z196, IBM zEC12, and IBM z13, CPUs that implement IEEE 754-2008

still used earlier DOS for booting. One of the first minicomputers with microcode-supported virtual memory capability. The virtual memory was simpler than

computing systems Interaction of major system components Software levels: microcode to operating system Architectural features pertinent to specific design

is essentially identical to both the 4250 and 4350 models; firmware or microcode on formatter board and/or motor controller board is different so that

instructions used by COBOL and DIBOL. It was implemented by optional microcode in the 11/23/24, and by an add-in module in the 11/44 and one version

(xf86-video-ati or xserver-xorg-video-radeon). They still must load proprietary microcode into the GPU to enable hardware acceleration.[failed verification] Radeon

and run-rt3071 for run(4))". BSD Cross Reference, OpenBSD src/sys/dev/microcode/rum/. Retrieved January 17, 2015. Fildes, Jonathan (May 15, 2008). "'$100

market by IBM. IBM continues to provide hardware maintenance service and microcode features to support users. A robust market of smaller companies continues

co-processor. Thus, while AMD's 386s and even 486s had some Intel-written microcode software, Cyrix's designs were completely independent. Focused on removing

as the processor kept the two memory areas strictly segregated at the microcode level. Instruction fetching forced assertion of the ROM chip-select line

concerns – if you start giving interfaces for mucking around with the "microcode", you could do some really nasty things. [...I meant...] "you cannot do

suit from Intel questioning the legality of copying Intel origin x86 microcode Chromatic Research – media processor with x86 instruction set compatibility

(business computer) as a maintenance processor. This was used to load microcode, and for diagnostic purposes. The CAU, IOU, and SIU units were implemented

been made, including Meltdown/Spectre (variant 2) mitigations. Intel CPU microcode is loaded on boot on amd64. pledge() has been modified to support "execpromises"

suit from Intel questioning the legality of copying Intel origin x86 microcode Chromatic Research – media processor with x86 instruction set compatibility

documentation released by AMD. This driver still requires proprietary microcode to operate DRM functions and some GPUs may fail to launch the X server

src/sys/dev/pci/. "fxp/fxp-license". BSD Cross Reference, OpenBSD src/sys/dev/microcode/. About Archived June 3, 2008, at the Wayback Machine. Lesswatts.org.

VAX computers. The team were probably the only group in the UK to re-microcode a VAX-11/750 to emulate a different machine (i.e. the one under development)

implement console functions, including the first stage of booting, in CPU microcode. Typically, a microprocessor will, after a reset or power-on condition

program running on the CPU. On the smaller models (through 360/50) a single microcode engine runs both the CPU program and the channel program. On the larger

for selected IBM System/370 mainframe systems included the APL Assist Microcode in which some support for APL execution was included in the processor's

enhances DNOS performance by using several system routines implemented in microcode in the writable control storage. DNOS Concepts and Facilities Dave Pitts'

Expansion of AMD Seamless Boot Support Improvement in loading of x86 microcode Support for RAID stripe tree, simple quota accounting, and temporary FSID

Michael Schwarz for Custom Processing Unit: Tracing and Patching Intel Atom Microcode Best Cryptographic Attack: Hertzbleed: Turning Power Side-Channel Attacks

older Alder Lake family CPUs with some legacy combinations of BIOS and microcode revisions, it was possible to execute AVX-512 family instructions when

the 1999 upgrade was concern, probably unfounded, that the IBM 3083's microcode would not operate properly in the year 2000. At least during the first

the Unisys ClearPath has extended tags further into a four bit tag. The microcode level that specified four bit tags was referred to as level Gamma. Even-tagged

2023-03-21 Lenore Zuck at the Mathematics Genealogy Project "Lenore Zuck: Microcode Verification", Talk announcement, Carnegie Mellon University, October

MB—1976) IBM 3363: Optical disk drive IBM 3370: FBA drive (used to store microcode and config info for the 3090. Connected through 3092); native DASD for

a controller card—the latter containing a specially burned PROM with microcode allowing the Stepping Stone to act as the primary (A:) drive. This opened

set a new standard for integrated control over disk drive dynamics by microcode.: 10  Securing Compaq Computers as its first major customer, Conner Peripherals

the Unisys ClearPath has extended tags further into a four bit tag. The microcode level that specified four bit tags was referred to as level Gamma. Even-tagged

feature information in EBX Bit EBX Short Feature 15:0 MicrocodePatchSize The size of the Microcode patch in 16-byte multiples. If 0, the size of the patch

up to 32 pages of 64 kB for a total of 512 kB. It also added three I/O microcoded processors, and up to sixteen units could be interconnected for distributed